Micron uses wafer bonding and EUV for next-gen DRAM
The race to shrink memory cells has hit a wall. Having concluded two decades of research into planar scaling, Micron is making a dramatic shift in its roadmap, abandoning the path of traditional scaling to pursue the revolutionary world of three-dimensional and vertical memory architecture.
The company acknowledges that scaling DRAM is nearing atomic limits, and continued planar shrinking introduces complexities and cost hurdles. To keep pace with rivals aiming for smaller transistors in the coming decade, Micron is pivoting its focus toward advanced manufacturing techniques, notably introducing wafer bonding with its upcoming 1ε DRAM process and adopting High-NA EUV lithography for future generations.
This strategic pivot is not just about shrinking size; it is about fundamentally changing how memory is connected and integrated. Micron is actively developing next-generation memory types designed to live directly on top of processors, ushering in an era of vertical integration.
Key among these innovations are vertical high-bandwidth memory (vHBM) and vertical edge inference memory (vEIM). Instead of memory chips sitting alongside processors, these new architectures stack memory directly on top of AI accelerators and GPUs. This vertical approach promises significantly lower latency and vastly increased bandwidth due to shorter connections, a necessity for the demands of modern computing.
vHBM is engineered for maximum bandwidth in high-performance AI accelerators, while vEIM is tailored for energy efficiency, targeting edge AI processors used in demanding applications like autonomous vehicles and robotics.
Despite the promise, integrating memory vertically introduces new engineering challenges. Both vHBM and vEIM rely heavily on advanced packaging, particularly hybrid bonding, to achieve denser connections than conventional microbumps. Thermal management is equally critical, requiring Micron to develop specialized heat-spreading structures to handle the intense heat generated by these stacked memory systems.
Micron is also exploring 3D DRAM technologies, with roadmaps for both 3D1 and 3D2 architectures already in development. The company intends to introduce 3D DRAM only when it delivers meaningful advantages in cost, complexity, and performance over traditional planar designs, viewing it as a parallel path to achieve optimal results.
Ultimately, the development of these vertical memory solutions signals a profound transformation. Future memory performance will increasingly depend on sophisticated packaging and closer integration with logic developers, elevating memory from a commodity component to a critically important ingredient in the design of modern ASICs.
Credit
