Quadruple patterning boosts China’s DRAM capacity by 50%
China’s DRAM Champion Pushes the Limits of Memory Technology with G5 Process
In the fiercely competitive world of semiconductor manufacturing, a major milestone has been reached as China’s DRAM leader, CXMT, has begun mass production using its cutting-edge 5th-generation DRAM process, dubbed G5. This technological leap signals an aggressive push toward shrinking memory components, setting the stage for the next era of high-density data storage.
The core of this advancement lies in sophisticated lithography and material science. CXMT’s G5 process achieves an active-area half-pitch of 11.95nm through the use of quadruple-patterning lithography. This achievement translates to an active-area pitch of 23.9nm, placing the technology in alignment with other advanced 10nm-class DRAM technologies. Furthermore, the company optimized its high-K metal gate (HKMG) process, successfully reducing the height of the core cell array to 6,762nm.
Beyond transistor scaling, the innovation extends to the physical architecture of the memory cells. CXMT modified its process flow to introduce novel materials that enable storage capacitors with an impressive depth-to-width aspect ratio of approximately 45:1. This remarkable scaling means the storage capacitors are 45 times deeper than they are wide, allowing the company to drastically reduce DRAM cell area and fit more memory arrays onto a single wafer, promising more predictable capacity for consumers.
While this reduction in physical footprint is eye-catching, pushing the boundaries of aspect ratio introduces new manufacturing complexities. As the industry pushes toward smaller nodes, experts suggest that future DRAM technologies will require capacitor aspect ratios to exceed 100:1 to maintain performance. Achieving this level of vertical integration poses significant challenges concerning etching, deposition, mechanical stability, and ultimately, maximizing manufacturing yield.
The successful transition to G5 is already yielding tangible results. The first mass-produced devices utilizing this new process are 24Gb LPDDR5X modules, which are already entering mainstream production. These new chips offer 50% more capacity than CXMT’s previous comparable products and are being deployed in mainstream Chinese flagship smartphones.
Despite the impressive physical metrics, the narrative surrounding G5 must be viewed with technical realism. It is important to note that the 11.95nm figure represents the active-area half-pitch rather than a conventional process-node designation, meaning it should not be directly equated to a simple 12nm process. True technological parity with competitors like Micron, Samsung, and SK hynix depends not just on physical dimensions, but on a holistic assessment of density, capacitor scaling, power consumption, and, crucially, manufacturing yields.
While CXMT reports an increase in gross dies per wafer compared to the G4 process, the actual figures regarding yield and manufacturing costs remain undisclosed. These details are essential for fully assessing the productivity gains and the economic viability of this advanced manufacturing capability. Nevertheless, the successful deployment of G5 demonstrates a significant achievement in the high-stakes race for memory innovation.
Buy on Amazon
Credit
